## END TERM EXAMINATION

THIRD SEMESTER (BCA), DECEMBER - 2010
Paper Code : BCA - 203
Subject : Computer Architecture
Paper ID : 20203
Time : 3 Hours
Maximum Marks : 75
Note : Q. 1 is compulsory. Attempt One question from each unit.
Q. 1. (a) Design a 4-bit combinational circuit decrementer using four fulladder circuits.
(b) Explain interrupt cycle with an example.
(c) What is an Input-Output interface? Why is it needed?
(d) Explain the concept of virtual memory. How is it implemented?
(e) What is associative memory? Explain its architecture.

## UNIT - I

Q. 2. (a) Describe Basic Instruction Set. Is it complete? Justify.
(b) Register A holds the 8 -bit binary 11011001 . Determine the B operand and the logic microoperation to be performed in order to change the value in A to:
(i) 01101101
(ii) 11111101
Q. 3. (a) Draw a diagram of bus system for four registers with 8-bit each using three-state buffers and decoder.
(b) Explain hard wired control unit organisation.
Q. 4. (a) Show the contents in hexadecimal of registers PC, AR, DR, IR and SC of the basic computer when an ISZ indirect instruction is fetched from memory and executed. The initial content of PC is 7 FF . The content of memory at address 7FF is EA9F. The content of memory at address A9F is 0 C 35 . The content of memory at address C35 is fFFF,
(b) Convert the following arithmetic expressions from infix to reverse Polish notation :
$A+B *[C * D+E *(F+G)]$
(c) Give three examples each of external and internal interrupts.
Q.5. (a) Write a program to evaluate the arithmetic statement :

$$
x=\frac{A-B+C *(D * E-F)}{G+H * K}
$$

(i) Using a general register computer with one-address instructions.
(ii) Using a stock' organised computer with zero-address operation instructions:
(b) The content of PC in the basic computer is 3 AF . The content of AC is 7 EC 3 . The content of memory at address 3 AF is 932 E . The content of memory at address 32 E is 09 AC . The content of memory at address * ${ }^{\text {() }} \mathrm{A}($ is 8 B 9 F . What is the instruction that will be fetched and executed mext?

## UNIT - III

Q. 6. (a) Describe the algorithm for division of two fixed-point binary numbers (!) signed-magnitude representation.
(b) Draw the block diagram of DMA contorller. Also explain DMA transfer in computer system.
Q. (a) Design a parallel priority interrupt hardware for a system with eight interrupt sources.
(b) Discuss handshaking approach for asynchronous data transfer.

## UNIT - IV

Q. 8. (a) Construct a' $4096 \times 8$ main memory with 2048 bytes each of RAM and ROM using $128 \times 8$ RAM chips and $512 \times 8$ ROM chips. List also the memory address map.
(b) Describe memory hierarchy in computer system.
Q. 9. (a) Consider the following page reference stream :
$1,2,3,4,5,6,2,1,2,3,5,6,3,2,4,2,6$.
If a process is allocated four frames, how many page faults would occur if page replacements are done using the
(i) FIFO
(ii) LRU
(b) The logical address space in a computer system consists of 128 segments. Each segment can have upto 32 pages of 4 K words in cach. Physical memory consists of 4 K blocks of 4 K words in each. Formulate the logical and physical address formats.

