Exam Roll No. 013142200

	THIRD SEMESTER [BCA] DECEMBER-2008	H
Paper Code: BCA203 Subject: Computer Architec Paper Id: 20203 (Batch: 2005-20 Time: 3 Hours Maximum Marks		
	Note: Q.1 is compulsory. Attempt one question from each unit.	
Q1	(a) What is wrong with the following register transfer statements? (5)	2
	(i) $xT: AR \leftarrow \overline{AR}$ , $AR \leftarrow 0$ (ii) $yT: R1 \leftarrow R2$ , $R1 \leftarrow R3$	_
	(b) What do you understand by the branch and save return address? (5)	1,000
	(c) Explain the Indexed addressing mode. (d) What is the difference between isolated I/O and memory mapped I/O? Also, explain	3
	the advantages and disadvantages of each. (5)	0
	(e) What is memory hierarchy in a computer system? (5)	3
Q2	(a) Starting from an initial value of R=11011101, determine the sequence of binary values in R after a logical shift-left, followed by a circular shift-right, followed by a logical shift-right and a circular shift-left.  (b) Design an arithmetic circuit with one selection variable S and two n-bit date inputs A and B. The circuit generates the following four arithmetic operation in conjunction will the input carry C <sub>in</sub> . Draw the logic diagram for the first two stages.  (8)	
	S Cin=0 Cin=1	
	0 D=A+B D=A+1	
	1 D=A-1 D=A+ $\overline{B}$ +1	
Q3	(a) What is the difference between a direct and an indirect address instruction? How many references to memory are needed for each type of instruction to bring an operand into a processor register?  (b) Draw the block diagram of control unit of basic computer and explain.  (8)	11
	UNIT-II	
Q4	(a) Draw full adder and explain its logic circuit.  (b) What are the various phases of an instruction cycle? Give the microoperations of fetch and decode phases. How the first two register transfer statements are implemented?  (8)	11
25	(a) What is the reverse polish notation? Explain with an example. (4.5) (b) Write down a program to evaluate $Z = (A+B)*(C+D)*(G+H)$ by using three	14
	address instructions and zero address instructions. (8)	10
26	(a) What do you understand by the divide overflow?  (b) Show the contents of registers E, A, Q and SC during the process of multiplication of two binary numbers, 11111 (multiplicand) and 10101 (multiplier). The signs are not included.	(B)
27		/
41	<ul> <li>(a) Draw a block diagram for the DMA system showing the essential elements needed for the DMA transfer in a computer system.</li> <li>(b) Explain the difference between the daisy chaining priority and parallel priority interrupts. Draw the diagrams to explain their working.</li> </ul>	
	UNIT-IV	
28	(a) Explain the concept of virtual memory. What are its advantages? (b) What is associative memory? Give and explain its architecture. (8)	(8)
29	<ul> <li>(a) Explain the differences between cache and auxiliary memory.</li> <li>(b) A two-way set associative cache memory uses blocks of four words. The cache can accommodate a total of 2048 words from main memory. The main memory size is 128Kx32</li> </ul>	

(i) Formulate all pertinent information required to construct the cache memory.(ii) What is the size of the cache memory?