## **END TERM EXAMINATION**

SECOND SEMESTER [BCA] MAY-2008

Subject: Digital Electronics Paper Code: BCA-106 Batch (2005-2007) Paper Id:20106 Maximum Marks:75 Time: 3 Hours Note: Q1. is compulsory. Attempt one question from each part. (a) State and explain the DeMorgan's theorem which convert a sum into a product form and (5) vice-versa. (b) Design a full adder circuit using only NOR gates. What relations has it to the half-adder (5) circuit. (c) What is a demultiplexer? Explain the difference between a DEMUX and MUX. (5) (d) Discuss the difference between combinational and sequential logic. (5)(e) Why are shift registers considered to be basic memory devices? (5)PART-A (12.5)(a) Express the function Y = A+BC in (a) Canonical SOP and (b) Canonical POS form. Q2. (b) Explain the terms: (i) prime implicant (ii) input variable (iii) minterm and (iv) maxterm (a) Realise (i) Y = A + BCD using NAND gates and (12.5)Q3. (ii) Y = (A + C)(A + D)(A + B + C) using NOR gates (b) Realise the following function using (i) multilevel NAND-NAND network and (ii) multilevel NOR-NOR network.  $Y = \overline{AB} + B(C + \overline{D}) + \overline{EF}(\overline{B} + \overline{D})$ (a) Show how a full adder can be converted to a full subtractor with the addition of an inverter Q4. (12.5)circuit. (b) Explain (i) 1-to-8 demultiplexer (ii) 1-to-16 demultiplexer. (a) Design a parallel binary multiplier that multiplies a 4-bit number B=B<sub>3</sub>B<sub>2</sub>B<sub>1</sub>B<sub>0</sub> by a 3 bit Q5. number A=A<sub>2</sub>A<sub>1</sub>A<sub>0</sub> to form the product C=C<sub>6</sub>C<sub>5</sub>C<sub>4</sub>C<sub>3</sub>C<sub>2</sub>C<sub>1</sub>C<sub>0</sub>. (12.5)(b) Draw the logic diagram of IC74180 parity generator/checker and explain its operation with the help of a truth table. PART-C (a) Explain the function of a D flip-flop using a suitable diagram and discuss how it works as Q6. (12.5)a latch? (b) Show that a J-K flip-flop can be converted to a D flip-flop with an inverter between the J and K inputs. (a) Explain the operation of master-slave flip-flop and show how the race around condition is Q7. (12.5)(b) What is the major difference in the operation of edge-triggered flip-flops and master-slave flip-flops? PART-D (a) What is a ripple counter? What factors determine whether a counter operates as a count-Q8. (12.5)up or count-down counter? (b) What is a modulus counter? Draw the logic diagram of a 4 bit binary ripple counter using flip-flops that trigger on the positive-edge transition. (a) What is a ROM? Explain the terms: (a) Volatile memory (b) Non Volatile memory. (12.5)Q9. (b) Describe and compare sequential access memories, random access memories and read only memories.